Mentor White Paper--Concepts of Power Integrity: Controlling Impedance Across a Bare Cavity


Reading time ( words)

The power distribution network (PDN) is the path from the power supply source (VRM) to the ICs (active devices). At low impedance, the PDN delivers adequate current to the receiver, enabling the PCB to function as desired.

Without a low-impedance path across the PDN, noise can propagate throughout a PCB, causing bit errors, voltage ripples, timing violations, and more. This white paper by Fadi Deek of Mentor, a Siemens Business, examines how impedance can be controlled in the PDN cavity. 

To download this free white paper, click here.

Share

Print


Suggested Items

Design Rule Checks Cut Down Board Respins

09/24/2019 | Rebecca Lord and John McMillan, Mentor, a Siemens business
PCB designs commonly undergo multiple respins as a result of inconspicuous signal integrity (SI), power integrity (PI), and electromagnetic interference (EMI) violations. At an average cost of nearly $28,000 per respin, ensuring that a given design meets its performance, time to market, and cost goals is imperative. To help eliminate complicated and difficult-to-diagnose layout violations, some PCB tool suites offer unique electrical design rule checks (DRC).

Decoupling Capacitors’ Impact on Power and Signal Integrity

09/03/2019 | Chang Fei Yee, Keysight Technologies
It is crucial for hardware designers to identify the resonant frequency of each element of the PDN on a PCB and its impact on power integrity. A PCB with poor power integrity—such as a higher-than-targeted PDN impedance across the wideband range—results in SSN and a shrunken eye diagram of the signal transmitted by the IC that draws power from the PDN. This article demonstrates the post-layout co-simulation of power and signal integrity.

The Impact of Inductance on Impedance of Decoupling Capacitors

08/08/2019 | Chang Fei Yee, Keysight Technologies
This article discusses the impact of interconnection inductance on the impedance of the decoupling capacitor, which influences the power integrity of the PCB. The investigation is performed with 3DEM simulation by varying the trace length and height of stitching vias that connect the decoupling capacitor across the power rail and ground.



Copyright © 2019 I-Connect007. All rights reserved.